View SN74LVC1G3157YEPR_3891402.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

sces424e ? january 2003 - revised june 2005 1 post office box 655303 ? dallas, texas 75265 1.65-v to 5.5-v v cc operation useful for both analog and digital applications specified break-before-make switching rail-to-rail signal handling high degree of linearity high speed, typically 0.5 ns (v cc = 3 v, c l = 50 pf) low on-state resistance, typically 6 ? (v cc = 4.5 v) latch-up performance exceeds 100 ma per jesd 78, class ii esd protection exceeds jesd 22 ? 2000-v human-body model (a114-a) ? 200-v machine model (a115-a) ? 1000-v charged-device model (c101) 3 2 4 6 1 b2 s a gnd b1 dbv package (top view) yep or yzp package (bottom view) dck package (top view) 3 2 4 6 1 b2 s a gnd b1 3 2 4 6 1 b2 s a gnd b1 b2 b1 s a gnd drl package (top view) see mechanical drawings for dimensions. 1 4 2 3 6 v cc v cc v cc 5 v cc 5 5 5 description/ordering information this single-pole, double-throw (spdt) analog switch is designed for 1.65-v to 5.5-v v cc operation. the sn74lvc1g3157 can handle both analog and digital signals. the device permits signals with amplitudes of up to v cc (peak) to be transmitted in either direction. applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems. ordering information t a package ? orderable part number top-side marking ? nanostar ? ? wcsp (dsbga) 0.23-mm large bump ? yep tape and reel SN74LVC1G3157YEPR _ _ _c5_ ?40 c to 85 c nanofree ? ? wcsp (dsbga) 0.23-mm large bump ? yzp (pb-free) tape and reel sn74lvc1g3157yzpr _ _ _c5_ ?40 c to 85 c sot (sot-23) ? dbv tape and reel sn74lvc1g3157dbvr cc5_ sot (sc-70) ? dck tape and reel sn74lvc1g3157dckr c5_ sot (sot-553) ? drl reel of 4000 sn74lvc1g3157drlr c5_ ? package drawings, standard packing quantities, thermal data, symbolization, and pcb design guidelines are available at www.ti.com/sc/package. ? dbv/dck: the actual top-side marking has one additional character that designates the assembly/test site. yep/yzp: the actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. pin 1 identifier indicates solder-bump composition (1 = snpb, ? = pb-free). copyright ? 2005, texas instruments incorporated please be aware that an important notice concerning avail ability, standard warranty, and use in critical applications of texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
sces424e ? january 2003 - revised june 2005 2 post office box 655303 ? dallas, texas 75265 function table control input on input s on channel l b1 h b2 logic diagram (positive logic) a b2 b1 1 3 4 s 6 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ? supply voltage range, v cc (see note 1) ?0.5 v to 6.5 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . control input voltage range, v in (see notes 1 and 2) ?0.5 v to 6.5 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . switch i/o voltage range, v i/o (see notes 1, 2, 3, and 4) ?0.5 v to v cc + 0.5 v . . . . . . . . . . . . . . . . . . . . . . . . . control input clamp current, i ik (v in < 0) ?50 ma . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i/o port diode current, i iok (v i/o < 0 or v i/o > v cc ) 50 ma . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . on-state switch current, i i/o (v i/o = 0 to v cc ) (see note 5) 128 ma . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . continuous current through v cc or gnd 100 ma . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . package thermal impedance, ja (see note 6): dbv package 165 c/w . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . dck package 259 c/w . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . drl package 142 c/w . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . yep/yzp package 123 c/w . . . . . . . . . . . . . . . . . . . . . . . . . . . storage temperature range, t stg ?65 c to 150 c . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ? stresses beyond those listed under ?absolute maximum ratings? may cause permanent damage to the device. these are stress ratings only, a nd functional operation of the device at these or any other conditions beyond those indicated under ?recommended operating conditi ons? is not implied. exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. notes: 1. all voltages are with respect to ground unless otherwise specified. 2. the input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 3. this value is limited to 5.5 v maximum. 4. v i , v o , v a , and v bn are used to denote specific conditions for v i/o . 5. i i , i o , i a , and i bn are used to denote specific conditions for i i/o . 6. the package thermal impedance is calculated in accordance with jesd 51-7.
sces424e ? january 2003 - revised june 2005 3 post office box 655303 ? dallas, texas 75265 recommended operating conditions (see note 7) min max unit v cc 1.65 5.5 v v i/o 0 v cc v v in 0 5.5 v v ih high-level input voltage, control input v cc = 1.65 v to 1.95 v v cc 0.75 v v ih high-level input voltage, control input v cc = 2.3 v to 5.5 v v cc 0.7 v v il low-level input voltage, control input v cc = 1.65 v to 1.95 v v cc 0.25 v v il low-level input voltage, control input v cc = 2.3 v to 5.5 v v cc 0.3 v v cc = 1.65 v to 1.95 v 20 ? t/ ? v input transition rise/fall time v cc = 2.3 v to 2.7 v 20 ns/v ? t/ ? v input transition rise/fall time v cc = 3 v to 3.6 v 10 ns/v v cc = 4.5 v to 5.5 v 10 t a ?40 85 c note 7: all unused inputs of the device must be held at v cc or gnd to ensure proper device operation. refer to the ti application report, implications of slow or floating cmos inputs , literature number scba004.
sces424e ? january 2003 - revised june 2005 4 post office box 655303 ? dallas, texas 75265 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) parameter test conditions v cc min typ ? max unit v i = 0 v i o = 4 ma 1.65 v 11 20 v i = 1.65 v i o = ?4 ma 1.65 v 15 50 v i = 0 v i o = 8 ma 2.3 v 8 12 see v i = 2.3 v i o = ?8 ma 2.3 v 11 30 r on on-state switch resistance ? see figures 1 and 2 v i = 0 v i o = 24 ma 3 v 7 9 ? r on on-state switch resistance ? figures 1 and 2 v i = 3 v i o = ?24 ma 3 v 9 20 ? v bn v cc i a = ?8 ma 2.3 v 45 ? v bn v cc (see figures 1 and 2) i a = ?24 ma 3 v 18 ? over signal range (see figures 1 and 2) i a = ?30 ma 4.5 v 10 v bn = 1.15 v i a = ?4 ma 1.65 v 0.5 ? r on difference of on-state ??# see figure 1 v bn = 1.6v i a = ?8 ma 2.3 v 0.1 ? ? r on difference of on-state resistance between switches ??# see figure 1 v bn = 2.1 v i a = ?24 ma 3 v 0.1 ? resistance between switches v bn = 3.15 v i a = ?30 ma 4.5 v 0.1 i a = ?4 ma 1.65 v 110 r on(flat) on resistance flatness ??|| 0 v bn v cc i a = ?8 ma 2.3 v 26 ? v bn v cc i a = ?24 ma 3 v 9 ? i a = ?30 ma 4.5 v 4 i off off-state switch leakage current 0 v i , v o v cc , (see figure 3) 1.65 v 1 a i off off-state switch leakage current 0 v i , v o v cc , (see figure 3) 1.65 v to 5.5 v 0.05 1 ? a i s(on) on-state switch leakage current v i = v cc or gnd, 5.5 v 1 a i s(on) on-state switch leakage current v i = v cc or gnd, v o = open (see figure 4) 5.5 v 0.1 ? a i in control input current 0 v in v cc 0 v to 1 a i in control input current 0 v in v cc 0 v to 5.5 v 0.05 1 ? a i cc supply current v in = v cc or gnd 5.5 v 1 10 a ? i cc supply-current change v in = v cc ? 0.6 v 5.5 v 500 a c in control input capacitance s 5 v 2.7 pf c io(off) switch input/output capacitance bn 5 v 5.2 pf c io(on) switch input/output bn 5 v 17.3 pf c io(on) switch input/output capacitance a 5 v 17.3 pf ? t a = 25 c ? measured by the voltage drop between i/o pins at the indicated current through the switch. on resistance is determined by the l ower of the voltages on the two (a or b) ports. specified by design ? ? r on = r on(max) ? r on(min) measured at identical v cc , temperature, and voltage levels. # this parameter is characterized, but not tested in production. || flatness is defined as the difference between the maximum and minimum values of on resistance over the specified range of condi tions. i off is the same as i s(off) (off-state switch leakage current).
sces424e ? january 2003 - revised june 2005 5 post office box 655303 ? dallas, texas 75265 analog switch characteristics, t a = 25 c parameter from (input) to (output) test conditions v cc typ unit 1.65 v 300 frequency response ? a or bn bn or a r l = 50 ? , f in = sine wave 2.3 v 300 mhz frequency response (switch on) ? a or bn bn or a l f in = sine wave (see figure 6) 3 v 300 mhz (switch on) (see figure 6) 4.5 v 300 1.65 v ?54 crosstalk b1 or b2 b2 or b1 r l = 50 ? , f in = 10 mhz (sine wave) 2.3 v ?54 db crosstalk (between switches) ? b1 or b2 b2 or b1 l f in = 10 mhz (sine wave) (see figure 7) 3 v ?54 db (between switches) (see figure 7) 4.5 v ?54 1.65 v ?57 feed-through attenuation ? a or bn bn or a c l = 5 pf, r l = 50 ? , f in = 10 mhz (sine wave) 2.3 v ?57 db feed-through attenuation (switch off) ? a or bn bn or a ll f in = 10 mhz (sine wave) (see figure 8) 3 v ?57 db (switch off) (see figure 8) 4.5 v ?57 charge injection s a c l = 0.1 nf, r l = 1 m ? , 3.3 v 3 pc charge injection s a c l = 0.1 nf, r l = 1 m ? , (see figure 9) 5 v 7 pc v i = 0.5 v p-p, r l = 600 ? , 1.65 v 0.1 total harmonic distortion a or bn bn or a v i = 0.5 v p-p, r l = 600 ? , f in = 600 hz to 20 khz 2.3 v 0.025 % total harmonic distortion a or bn bn or a f in = 600 hz to 20 khz (sine wave) (see figure 10) 3 v 0.015 % (sine wave) (see figure 10) 4.5 v 0.01 ? adjust f in voltage to obtain 0 dbm at output. increase f in frequency until db meter reads ?3 db. ? adjust f in voltage to obtain 0 dbm at input. specified by design switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see figures 5 and 11) parameter from (input) to (output) v cc = 1.8 v 0.15 v v cc = 2.5 v 0.2 v v cc = 3.3 v 0.3 v v cc = 5 v 0.5 v unit parameter (input) (output) min max min max min max min max unit t pd ? a or bn bn or a 2 1.2 0.8 0.3 ns t en # s bn 7 24 3.5 14 2.5 7.6 1.7 5.7 ns t dis || s bn 3 13 2 7.5 1.5 5.3 0.8 3.8 ns t b-m 0.5 0.5 0.5 0.5 ns ? t pd is the slower of t plh or t phl . the propagation delay is calculated rc time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance). # t en is the slower of t pzl or t pzh . || t dis is the slower of t plz or t phz . specified by design
sces424e ? january 2003 - revised june 2005 6 post office box 655303 ? dallas, texas 75265 parameter measurement information sw 1 2 s v il v ih b1 b2 s a v cc v cc sw 1 2 gnd v il or v ih v o v i ? v o v i o v i = v cc or gnd r on v i v o i o figure 1. on-state resistance test circuit 0 20 40 60 80 100 120 012345 on r v cc = 1.65 v v cc = 2.3 v v cc = 3 v v cc = 4.5 v v i ? v figure 2. typical r on as a function of input voltage (v i ) for v i = 0 to v cc
sces424e ? january 2003 - revised june 2005 7 post office box 655303 ? dallas, texas 75265 parameter measurement information sw 1 2 s v il v ih b1 b2 s a v cc v cc sw 1 2 gnd v il or v ih v o v i a condition 1: v i = gnd, v o = v cc condition 2: v i = v cc , v o = gnd figure 3. off-state switch leakage-current test circuit sw 1 2 s v il v ih b1 b2 s a v cc v cc sw 1 2 gnd v il or v ih v o v i a v o = open v i = v cc or gnd figure 4. on-state switch leakage-current test circuit
sces424e ? january 2003 - revised june 2005 8 post office box 655303 ? dallas, texas 75265 parameter measurement information v m t h t su from output under test c l (see note a) load circuit s1 v load open gnd r l r l data input timing input v i 0 v v i 0 v 0 v t w input voltage waveforms setup and hold times voltage waveforms propagation delay times inverting and noninverting outputs voltage waveforms pulse duration t plh t phl t phl t plh v oh v oh v ol v ol v i 0 v input output waveform 1 s1 at v load (see note b) output waveform 2 s1 at gnd (see note b) v ol v oh t pzl t pzh t plz t phz v load / 2 0 v v ol + v ? v oh ? v ? 0 v v i voltage waveforms enable and disable times low- and high-level enabling output output t plh /t phl t plz /t pzl t phz /t pzh open v load gnd test s1 notes: a. c l includes probe and jig capacitance. b. waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. c. all input pulses are supplied by generators having the following characteristics: prr 10 mhz, z o = 50 ? . d. the outputs are measured one at a time, with one transition per measurement. e. t plz and t phz are the same as t dis . f. t pzl and t pzh are the same as t en . g. t plh and t phl are the same as t pd . h. all parameters and waveforms are not applicable to all devices. output control v m v m v m v m v m v m v m v m v m v m v m v m v i v m v m 1.8 v 0.15 v 2.5 v 0.2 v 3.3 v 0.3 v 5 v 0.5 v 500 ? 500 ? 500 ? 500 ? v cc r l 2 v cc 2 v cc 2 v cc 2 v cc v load c l 50 pf 50 pf 50 pf 50 pf 0.3 v 0.3 v 0.3 v 0.3 v v ? v cc v cc v cc v cc v i v cc /2 v cc /2 v cc /2 v cc /2 v m t r /t f 2 ns 2 ns 2.5 ns 2.5 ns inputs figure 5. load circuit and voltage waveforms
sces424e ? january 2003 - revised june 2005 9 post office box 655303 ? dallas, texas 75265 parameter measurement information sw 1 2 s v il v ih b1 b2 s a v cc v cc sw 1 2 gnd f in 50 ? r l = 50 ? r l v il or v ih v o figure 6. frequency response (switch on) b1 b2 s a v cc v cc gnd 50 ? v il or v ih v b1 f in v b2 analyzer s v il v ih test condition 20log 10 (v o2 /v i ) 20log 10 (v o1 /v i ) r l = 50 ? r l figure 7. crosstalk (between switches)
sces424e ? january 2003 - revised june 2005 10 post office box 655303 ? dallas, texas 75265 parameter measurement information sw 1 2 s v il v ih b1 b2 s a v cc v cc sw 1 2 gnd f in 50 ? r l = 50 ? r l analyzer v il or v ih figure 8. feed through b1 b2 r l s a v out c l r l /c l = 1 m ? /100 pf v out v cc v cc sw 1 2 r gen gnd logic input logic input off off on q = ( ? v out ) (c l ) ? v out v ge figure 9. charge-injection test
sces424e ? january 2003 - revised june 2005 11 post office box 655303 ? dallas, texas 75265 parameter measurement information sw 1 2 s v il v ih b1 b2 s a v cc v cc sw 1 2 gnd f in 600 ? v il or v ih v cc = 1.65 v, v i = 1.4 v p-p v cc = 2.30 v, v i = 2.0 v p-p v cc = 3.00 v, v i = 2.5 v p-p v cc = 4.50 v, v i = 4.0 v p-p v o 10 f c l 50 pf r l 10 k ? v cc /2 figure 10. total harmonic distortion v i = v cc /2 b1 b2 r l s a v o c l r l /c l = 50 ? /35 pf 0.9 x v o v o t d v s v cc v cc gnd figure 11. break-before-make internal timing
packaging information orderable device status (1) package type package drawing pins package qty eco plan (2) lead/ball finish msl peak temp (3) 74lvc1g3157dbvre4 active sot-23 dbv 6 3000 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 74lvc1g3157dckre4 active sc70 dck 6 3000 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 74lvc1g3157dckrg4 active sc70 dck 6 3000 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 74lvc1g3157drlrg4 active sop drl 6 4000 green (rohs & no sb/br) cu nipdau level-1-260c-unlim sn74lvc1g3157dbvr active sot-23 dbv 6 3000 green (rohs & no sb/br) cu nipdau level-1-260c-unlim sn74lvc1g3157dckr active sc70 dck 6 3000 green (rohs & no sb/br) cu nipdau level-1-260c-unlim sn74lvc1g3157dgvr preview sot-23 dbv 6 tbd call ti call ti sn74lvc1g3157drlr active sop drl 6 4000 green (rohs & no sb/br) cu nipdau level-1-260c-unlim SN74LVC1G3157YEPR active wcsp yep 6 3000 tbd snpb level-1-260c-unlim sn74lvc1g3157yzpr active wcsp yzp 6 3000 pb-free (rohs) snagcu level-1-260c-unlim (1) the marketing status values are defined as follows: active: product device recommended for new designs. lifebuy: ti has announced that the device will be discontinued, and a lifetime-buy period is in effect. nrnd: not recommended for new designs. device is in production to support existing customers, but ti does not recommend using this part in a new design. preview: device has been announced but is not in production. samples may or may not be available. obsolete: ti has discontinued the production of the device. (2) eco plan - the planned eco-friendly classification: pb-free (rohs) or green (rohs & no sb/br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. tbd: the pb-free/green conversion plan has not been defined. pb-free (rohs): ti's terms "lead-free" or "pb-free" mean semiconductor products that are compatible with the current rohs requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. where designed to be soldered at high temperatures, ti pb-free products are suitable for use in specified lead-free processes. green (rohs & no sb/br): ti defines "green" to mean pb-free (rohs compatible), and free of bromine (br) and antimony (sb) based flame retardants (br or sb do not exceed 0.1% by weight in homogeneous material) (3) msl, peak temp. -- the moisture sensitivity level rating according to the jedec industry standard classifications, and peak solder temperature. important information and disclaimer: the information provided on this page represents ti's knowledge and belief as of the date that it is provided. ti bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. efforts are underway to better integrate information from third parties. ti has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ti and ti suppliers consider certain information to be proprietary, and thus cas numbers and other limited information may not be available for release. in no event shall ti's liability arising out of such information exceed the total purchase price of the ti part(s) at issue in this document sold by ti to customer on an annual basis. package option addendum www.ti.com 10-oct-2005 addendum-page 1

mechanical data mpds114 ? february 2002 post office box 655303 ? dallas, texas 75265 dck (r-pdso-g6) plastic small-outline package 0,15 gage plane 0,10 m 0,10 0,65 0 ?8 0,46 0,26 0,13 nom 4093553-3/d 01/02 0,15 0,30 1,40 1,10 2,40 1,80 4 6 2,15 1,85 1 3 1,10 0,80 0,10 0,00 seating plane notes: a. all linear dimensions are in millimeters. b. this drawing is subject to change without notice. c. body dimensions do not include mold flash or protrusion. d. falls within jedec mo-203

important notice texas instruments incorporated and its subsidiaries (ti) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. all products are sold subject to ti?s terms and conditions of sale supplied at the time of order acknowledgment. ti warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with ti?s standard warranty. testing and other quality control techniques are used to the extent ti deems necessary to support this warranty. except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. ti assumes no liability for applications assistance or customer product design. customers are responsible for their products and applications using ti components. to minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. ti does not warrant or represent that any license, either express or implied, is granted under any ti patent right, copyright, mask work right, or other ti intellectual property right relating to any combination, machine, or process in which ti products or services are used. information published by ti regarding third-party products or services does not constitute a license from ti to use such products or services or a warranty or endorsement thereof. use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from ti under the patents or other intellectual property of ti. reproduction of information in ti data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. reproduction of this information with alteration is an unfair and deceptive business practice. ti is not responsible or liable for such altered documentation. resale of ti products or services with statements different from or beyond the parameters stated by ti for that product or service voids all express and any implied warranties for the associated ti product or service and is an unfair and deceptive business practice. ti is not responsible or liable for any such statements. following are urls where you can obtain information on other texas instruments products and application solutions: products applications amplifiers amplifier.ti.com audio www.ti.com/audio data converters dataconverter.ti.com automotive www.ti.com/automotive dsp dsp.ti.com broadband www.ti.com/broadband interface interface.ti.com digital control www.ti.com/digitalcontrol logic logic.ti.com military www.ti.com/military power mgmt power.ti.com optical networking www.ti.com/opticalnetwork microcontrollers microcontroller.ti.com security www.ti.com/security telephony www.ti.com/telephony video & imaging www.ti.com/video wireless www.ti.com/wireless mailing address: texas instruments post office box 655303 dallas, texas 75265 copyright ? 2005, texas instruments incorporated

▲Up To Search▲

Price & Availability of SN74LVC1G3157YEPR

	To Download SN74LVC1G3157YEPR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .